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Abstract—This brief compares the quality of ultrathin SiON di-
electrics of nMOSFETs grown on strained-Si layers with both thin
and thick SiGe strain-relaxed buffers (SRBs). The gate leakage
in the strained-Si samples is found to be temperature-dependent,
suggesting that the leakage is dominated by trap-assisted tunnel-
ing. The aggravated temperature-dependent gate leakage, along
with the issue of self-heating, is demonstrated to have devastating
consequences on the long-term lifetime reliability of the devices.
However, the thin SRB samples exhibit a 20× improvement in
lifetime, compared with the thick SRB samples, due to the lower
thermal resistance of the former. This brief demonstrates the
importance of reducing the device thermal resistance as power-
dissipation levels continue to rise if lifetime-reliability require-
ments are to be met.
Index Terms—Lifetime reliability, self-heating, strained Si,
ultrathin dielectrics.
I. INTRODUCTION
THE microelectronics industry has adopted “strain” engi-neering at the 90- [1] and 65-nm CMOS nodes and shows
no sign of stopping at 45 nm and below. Strain engineering falls
into two categories, namely, global and local strain, depending
on the process used to impart the strain in the channel. Global
strain is introduced by growing thin Si films on thick SiGe
strain-relaxed buffers (SRBs) and has been shown to enable
greater mobility enhancements [2]–[4] as compared with local
process-induced strain techniques, which is due to the larger
magnitudes of strain than can be imposed on the Si channel
layer. Although lower levels of strain are achieved with process-
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induced strain techniques, their success is attributed to their
seamless integration into the conventional fabrication process
flow. In general, local strain can be introduced through the
use of strained contact-etch-stop-layer liner [5] or through
the selective epitaxial growth of SiGe [6] or Si:C [7] in the
source/drain regions, depending on the type of strain required.
On the other hand, challenges encountered with obtaining
acceptable material quality (i.e., in terms of defect densities,
SRB relaxation levels, and Ge processing) make it difficult to
introduce global strain into large-volume production. Recent
research suggests that a combination of local and global strain
techniques will be necessary in future technology generations
[8], [9]. Traditionally, SiGe SRBs on the order of ∼2−4 µm are
grown to achieve maximum relaxation (∼100%) in the buffer
[10] and maintain low-defect levels (∼105 cm−2), making
them expensive to manufacture. The closer the SiGe buffer
is to a 100% relaxation level, the larger the amount of strain
imparted in the overlying Si channel. Furthermore, the low
thermal conductivity and the considerable thickness of the SiGe
buffer cause heat to accumulate in the channel region, resulting
in more carrier scattering and, hence, reduced mobility, i.e.,
self-heating. A first-order 1-D model derived by Su et al. [11]
suggested that the self-heating effect is proportional to the
square root of the SRB thickness. Use of a thinner SiGe SRB
is thus more attractive to reduce self-heating and is also more
economical for large-volume production. Thin SRB technology
can also be applied in the fabrication of ultrathin-body silicon-
on-insulator (SOI) MOSFETs using wafer-bonding techniques.
The main advantage, in this case, would be that the SRBs used
to strain the bonded Si channel layer would be inexpensive to
grow, keeping fabrication costs down [12].
Research into thin SRBs is still a recent development as
compared with the vast amount of work into thick-graded
SRBs, with many studies still demonstrating high defect levels
(> 107 cm−2) and low relaxation rates (40%), which poten-
tially reduce performance enhancements and manufacturability.
Different techniques of reducing the SRB thickness while main-
taining defects and relaxation to acceptable levels are being
explored, including low-temperature growth [13], carbon (C)
incorporation [14], [15], helium (He) ion implantation [12], and
more recently, the use of a reverse-graded buffer [16]. All of
these methods have realized SRBs on the order of 200–400 nm,
which constitutes a reduction in buffer thickness of more
than one order of magnitude compared with the conventional
0018-9383/$25.00 © 2008 IEEE
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Fig. 1. Schematic view (not to scale) of the layer structures for the (a) thick
and (b) thin SiGe SRBs.
thick-graded SRBs, and Bauer et al. [17] have even reported
SRBs as thin as 70 nm. However, the majority of these studies
remain at the material stage, with few demonstrating working
devices. A key challenge with strained-Si devices on SiGe
SRBs has always been the reduced performance due to self-
heating with several authors investigating the issue [18], [19].
However, the literature into whether and how self-heating ef-
fects the lifetime reliability of these devices is scarce. This
brief aims to investigate the lifetime reliability of advanced
nMOSFETs with strained-Si channels on thin and thick SiGe
SRBs due to self-heating.
II. DEVICE FABRICATION
The device fabrication process for the strained-Si devices is
based on a typical CMOS process flow with some modifica-
tions to take into account the inclusion of the strained-Si/SiGe
materials. An adapted shallow-trench isolation module for the
strained Si/Si0.8Ge0.2 substrates was used, which included
a deposited TEOS/nitride. The TEOS consumes virtually no
silicon and has a much lower thermal budget (< 700 ◦C)
than a thermally grown silicon. The channel implant dose was
increased from 1.5 × 1013 to 5 × 1013 cm−2 for the strained-Si
devices to compensate for the lower threshold voltage (usually,
around 200 mV for Si0.8Ge0.2) that is caused by the lowered
Fig. 2. Drain–current IDS versus gate voltage VGS for nMOSFETs with
(L) 1 µm × (W)10 µm for all three splits at VDS = 0.1 V, showing a 50%
enhancement in drain–current.
conduction-band edge in strained Si. The anneal step after the
implants was kept at 775 ◦C for an hour, in a nitrogen ambient
(to avoid silicon oxidation), to repair the implantation damage.
Gate formation included 1.4 nm in situ steam-generated oxide
followed by 100-nm predoped poly. Identical extension and
halo implants were used for the SRB and bulk Si transistors and
were followed by oxide–nitride spacers, standard highly doped
drain implantations, activation anneal (spike anneal at 1050 ◦C),
and nickel silicidation for the contacts. Finally, an Al back-end
process concluded the fabrication process flow. Schematics for
the thick and thin SRB structures are shown in Fig. 1(a) and (b),
respectively.
III. RESULTS AND DISCUSSION
An analysis of the electrical and self-heating behavior of
these devices has been presented previously in [20]. The
strained-Si devices on both thin and thick SRBs demonstrate
a 50% enhancement in drive current as compared to the silicon
control, as shown in Fig. 2. From a reliability perspective, the
International Technology Roadmap for Semiconductors (ITRS)
[21] suggests that, at sub-2-nm gate dielectrics, the gate leakage
is insensitive to temperature, since it is dominated by a direct-
tunneling (DT) mechanism. However, with the incorporation
of semihigh-k materials such as SiON and high-k materials
such as hafnium silicates/oxides, these insulators tend to have
a high density of structural defects [22]–[25], giving rise to
trap-assisted tunneling. Fig. 3(a) shows the gate-leakage char-
acteristics for the three samples investigated. Both samples on
SiGe buffers have a considerably higher leakage as compared
with the Si control devices. The dielectric thickness has been
verified to be the same on the bulk Si and strained-Si samples
by current–voltage measurement. Thus, the higher magnitude
of leakage is indicative of a poorer dielectric quality.
A previous in-depth study on the gate-leakage characteristics
[26] in strained-Si systems on SiGe buffers had shown that, at
high fields (> 11 MV · cm−1), i.e., in the Fowler–Nordheim
(FN) regime, the larger electron affinity in the strained-Si layer
increases the tunneling barrier height and results in a reduced
gate-current density. On the other hand, at lower fields, it
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Fig. 3. (a) Gate-current density IGS versus oxide field Eox for devices,
LG = 1 µm × W = 1 µm, for all the three samples studied showing
trap-assisted tunneling for the SiGe SRB samples. (b) Difference in magnitude
between the strained-Si samples on the SiGe SRBs as compared with the Si
control.
was shown that the samples on the SiGe buffers exhibited a
higher leakage as a result of the larger defect densities in these
dielectrics, which contributed to Poole–Frenkel emission in that
regime [27]. The data presented here show that, in both low
(< 8 MV · cm−1) and high field (> 8 MV · cm−1) regions,
the samples on the SiGe buffers demonstrate a higher leakage
magnitude as compared with the Si control, as much as two to
three orders of magnitude higher, as shown in Fig. 3(b). The
higher leakage in these SiGe samples, as compared with the
study by Yan et al. [26], can be attributed to the aggressively
scaled gate dielectric (3× thinner) used in this brief. Although
one can conclude that the leakage mechanism in the low-field
regime is PF dominated, examining the whole electric-field
range shows that, even in the high-field FN-dominated regime,
there is no reduction in leakage, which would be expected in
the case of the strained-Si samples due to the larger affinity
barrier. This leads to the conclusion that the leakage current
is dominated by trap-assisted tunneling. The larger trap density
and, thus, associated rise in leakage could be a result of the
higher surface roughness usually encountered in SiGe SRB
technology, which was reported by Yan et al. [26].
High-temperature-leakage measurements were carried out to
investigate whether a temperature dependence existed, since
Fig. 4. Normalized gate-current density IGS versus 1 · kT−1 for all the three
samples studied at an Eox = 5 MV · cm−1, showing the aggravated gate leak-
age with rising temperature for the SRB samples, i.e., trap-dominated leakage.
both DT and FN tunneling are not temperature-dependent.
Fig. 4 shows the results extracted at an electric field, Eox of
5 MV · cm−1 (i.e., VGS = 1 V, which is important from an
operating point of view). For each sample, the leakage values
were normalized to those exhibited at 40 ◦C (lowest tempera-
ture achievable on the thermal setup) for easy comparison of
the variation with temperature. Using an Arrhenius plot, an
activation energy was extracted to model the increase in leakage
with temperature. The Si control sample shows a very weak
dependence on temperature, which means that gate leakage
in these samples is not dominated by trap-assisted tunneling
but rather a conventional FN tunneling mechanism. For both
samples on SiGe buffers, a clear rise in leakage can be seen
with temperature (EA > 0.1 eV), which is evidence that these
samples suffer from a higher trap density as compared to the Si
control, which gives rises to a leakage mechanism dominated
by trap-assisted tunneling.
As aforementioned, strained-Si devices on SiGe SRBs will
inevitably self-heat, and this is aggravated as the buffer be-
comes thicker. These, along with the temperature-dependent
gate leakage, are believed to have adverse effects on the insu-
lating performance of the gate dielectrics and how reliable they
are with time. The higher leakage, which is induced through
the creation of new traps as a result of the higher temperatures,
means that room-temperature lifetime-reliability measurements
could be misleading. When the oxide is driven to breakdown, a
charge to breakdown QBD is usually defined as
QBD =
tBD∫
0
JGdt (1)
where tBD is the time to breakdown and JG is the gate-
current density. By calculating the current increase at the higher
temperatures, it is possible to predict how much the time to
breakdown at room temperature will be reduced for the same
charge to breakdown
JG0 × tBD0 = JG1 × tBD1 (2)
where JG0 and tBD0 are the current density and time to
breakdown at room temperature (or a reference temperature),
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Fig. 5. Lifetime prediction based on a 20.5-mW power dissipation (for the
45-nm technology node according to the 2006 ITRS update) and temperature-
dependent gate leakage.
respectively, and JG1 and tBD1 are the current density and time
to breakdown at an elevated temperature
[
J exp
(
Ea
kT0
)]
× tBD0 =
[
J exp
(
Ea
kT1
)]
× tBD1. (3)
Assuming tBD0 to be ten years at room temperature
and making the new time to breakdown the subject of the
equation [28]
Lifetime at elevated temperature,
tBD1 =
ten years
exp
[(
Ea
k
)(
1
T0
− 1T1
)] (4)
where Ea is the temperature-dependent gate-leakage activation
energy, T0 is the reference temperature, and T1 is the elevated
temperature. Fig. 5 was plotted using the activation energies
from Fig. 4 and a reference temperature T0 of 40 ◦C, to visu-
alize how destructive the combination of gate-dependent gate
leakage and the higher temperatures is on the gate-dielectric
lifetime reliability. Using the ITRS (2006 update) recommen-
dation of 20.5-mW power dissipation for the high-performance
45-nm node (for a transistor with W = 10 µm), the tempera-
tures at that bias point were extracted for both the devices on
thin (∼216 ◦C) and thick (380 ◦C) SRBs, based on the thermal
resistances Rth = 10.56 and 18.54 K · mW−1 extracted in [17].
A plot of lifetime versus operating temperature is shown in
Fig. 5. The assumption in this analysis is that all samples have
the same QBD, which is a best case scenario. In reality, the QBD
of the SiGe samples is expected to be much lower than the Si
control as a result of the larger leakage current. Based on the
preceding assumptions, the devices on the thick SRBs would
have a lifetime of 1.2 month as compared to devices on the thin
SRBs, which would have a lifetime 20 times larger of two years,
whereas the Si control would not self-heat and would maintain
its ten-year lifetime.
These results are meant to provide insight into the effect
of self-heating and temperature-dependent gate leakage on the
long-term device degradation in the context of applications with
long duty cycles, such as analog circuits, where the devices are
in operation for long periods of time. Thus, all efforts to reduce
Rth, even in the case of SOI and FinFET technology, will be
necessary to alleviate any degradation in the reliability of the
gate stack due to self-heating in the channel.
IV. CONCLUSION
Gate leakage in the strained-Si samples was demonstrated to
be of a trap-assisted nature and temperature-dependent. These,
along with the self-heating, have a detrimental effect on the
long-term reliability of the devices and not only on the drive-
current performance. However, the thinner SiGe SRBs show
great potential in achieving the required performance enhance-
ment while alleviating some of the common concerns with con-
ventional thick-graded SRBs. However, as power-dissipation
levels continue to rise with each technology generation, device
thermal resistances in new technologies such as SOI must also
be reduced to alleviate concerns about device self-heating and
reliability in large-duty-cycle applications.
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